Bug 1024

Summary: Second phase of nmigen Dynamic Partitioned SIMD and nmigen language improvements
Product: Libre-SOC's first SoC Reporter: Luke Kenneth Casson Leighton <lkcl>
Component: Source CodeAssignee: Luke Kenneth Casson Leighton <lkcl>
Status: CONFIRMED ---    
Severity: enhancement CC: andy.miroshnikov, libre-soc-bugs, toshaan
Priority: ---    
Version: unspecified   
Hardware: Other   
OS: Linux   
URL: https://libre-soc.org/3d_gpu/architecture/dynamic_simd/
See Also: https://bugs.libre-soc.org/show_bug.cgi?id=132
NLnet milestone: Future total budget (EUR) for completion of task and all subtasks: 0
budget (EUR) for this task, excluding subtasks' budget: 0 parent task for budget allocation:
child tasks for budget allocation: The table of payments (in EUR) for this task; TOML format:
Bug Depends on:    
Bug Blocks: 115    

Description Luke Kenneth Casson Leighton 2023-03-15 16:27:45 GMT 
in the first phase AST (Type I) nmigen abstraction was achieved
(see https://libre-soc.org/3d_gpu/architecture/dynamic_simd/)
which left DSL (Type II, high-level language constructs) to
complete. The work required is very clear but complex.

The first phase of Dynamic Partitioned SIMD was completed
in previous grants: the second phase is much more complex
and much more powerful, extending nmigen so that adding
other language-filters is possible (strong typechecking,
width enforcement just like VHDL, complex number types etc).
Comment 1 Luke Kenneth Casson Leighton 2023-05-12 12:43:16 BST 
https://groups.google.com/g/comp.arch/c/mpn4OPNkyoA/m/0d4SEqNqAgAJ