Bug 500

Summary: Draft letter to James and Mendy at OPF about WGs etc.
Product: Libre-SOC's first SoC Reporter: Cole Poirier <colepoirier>
Component: SpecificationAssignee: Luke Kenneth Casson Leighton <lkcl>
Status: RESOLVED FIXED    
Severity: blocker CC: libre-soc-isa
Priority: Normal    
Version: unspecified   
Hardware: PC   
OS: Linux   
NLnet milestone: --- total budget (EUR) for completion of task and all subtasks: 0
budget (EUR) for this task, excluding subtasks' budget: 0 parent task for budget allocation:
child tasks for budget allocation: The table of payments (in EUR) for this task; TOML format:

Description Cole Poirier 2020-09-24 00:17:07 BST
Given that the OPF ISA and Compliance Working Groups are a critical blocker for the design, manufacturing, and sale of our chip as a competitive product, we need to get in touch with the leadership of the OPF about our concerns regarding ISANS/ISAMUX, a possible 3D graphics complicance level that doesn't mandate VSX(?), etc.
Comment 1 Luke Kenneth Casson Leighton 2020-09-24 03:08:51 BST
i had some outstanding enquiries to OPF and Mendy kindly replied just a couple hours ago.

one of the things she said was that the compliance documents do exist (sent link) however it is up to implementors to actually come up with their own verification method.

the cost of doing that is really quite enormous, and one of the attractive things about RISCV is that there exists a compliance test suite, already developed, so that no one vendor need shoulder the burden of the cost of maintaining such.

thus there is no "blocker" for compliance: we "just" have to develop one (oof).