Max Depth:

Bug 1072 depends on 9 bugs:

view as bug list

•    1072: implement fcvt/fmv instructions in ISACaller (ls006) [RESOLVED FIXED; assigned to programmerjake]
  •    1025: create IEEE754 FP Pipelines and decoder for TestIssuer [IN_PROGRESS; assigned to lkcl]
    •    1134: implement fminmax in ieee754fpu/soc [CONFIRMED; assigned to programmerjake]
      •    1135: add FPSCR and Rounding classes to ieee754fpu [RESOLVED FIXED; assigned to programmerjake]
    •    1136: fp to int conversion in ieee754fpu/soc (cffpr* and fcti*) [CONFIRMED; assigned to programmerjake]
      •    1135: add FPSCR and Rounding classes to ieee754fpu [RESOLVED FIXED; assigned to programmerjake] (*)
      •    1177: create a way to do "do not store in regfile unless modified" in ISACaller [RESOLVED FIXED; assigned to programmerjake]
        •    1205: pifpstore.mdwn conflicts with fpstore.mdwn -- defines stfsu twice [RESOLVED FIXED; assigned to programmerjake]
        •    1207: evaluate compatibility with microwatt's sc [RESOLVED FIXED; assigned to programmerjake]
    •    1137: int to fp conversion pipeline in ieee754fpu/soc (ctfpr[s][.] and fcfi*) [CONFIRMED; assigned to programmerjake]
      •    1135: add FPSCR and Rounding classes to ieee754fpu [RESOLVED FIXED; assigned to programmerjake] (*)
  •    1087: add pseudocode to properly setup for fp traps according to PowerISA spec convention [IN_PROGRESS; assigned to programmerjake]

Bug 1072 does not block any bugs.

Max Depth:

• • Home
  • | New
  • | Browse
  • | Search
  • |
    [?]
  • | Reports
  • | Help
  • | Log In
    [x]
  • | Forgot Password
    Login: [x]