Bugzilla – Dependency tree for
Bug 1096
combine Simple-V into one big OPF ISA External RFC
Home
|
New
|
Browse
|
Search
|
[?]
|
Reports
|
Help
|
Log In
[x]
|
Forgot Password
Login:
[x]
Max Depth:
Bug 1096
depends on 21 bugs:
view as bug list
1096:
combine Simple-V into one big OPF ISA External RFC
[CONFIRMED; assigned to lkcl]
1089:
feedback on OPF SVP64 RFC for "managment" instructions: ls008
[CONFIRMED; assigned to ghostmansd]
914:
setvl should not set SO
[CONFIRMED; assigned to lkcl]
1040:
write up SVP64 RFC for "managment" instructions: ls008
[RESOLVED FIXED; assigned to lkcl]
1093:
Fix "GPR-or-zero" in binutils and openpower-isa
[RESOLVED FIXED; assigned to ghostmansd]
1020:
binutils updates from OPF RFC feedback
[CONFIRMED; assigned to ghostmansd]
1115:
rldimi "mb" offset by 1 bit
[CONFIRMED; assigned to ghostmansd]
1098:
Fix instructions which have extra conflicts
[RESOLVED FIXED; assigned to lkcl]
1056:
questions and feedback (v2) on OPF RFC ls010 (Simple-V Zero-Overhead Loop Prefix Subsystem)
[RESOLVED FIXED; assigned to lkcl]
995:
align SVP64 instructions
[CONFIRMED; assigned to ghostmansd]
1047:
SVP64 LD/ST Data-Dependent Fail-First providing linked-list walking
[IN_PROGRESS; assigned to lkcl]
1080:
allowing LD/ST-Update to select individual regsters needed
[CONFIRMED; assigned to lkcl]
1080:
allowing LD/ST-Update to select individual regsters needed
[CONFIRMED; assigned to lkcl]
(*)
1176:
implement CR-Based (not CR *FIELD* based) SVP64 in ISACaller (sv.mcrxr, sv.mtcr etc)
[CONFIRMED; assigned to lkcl]
1175:
implement mcrxrx in ISACaller
[RESOLVED FIXED; assigned to programmerjake]
1045:
OPF ISA External RFC ls010 - SVP64 Zero-Overhead Loop Prefix System
[RESOLVED FIXED; assigned to lkcl]
1047:
SVP64 LD/ST Data-Dependent Fail-First providing linked-list walking
[IN_PROGRESS; assigned to lkcl]
(*)
1084:
interesting pysvp64dis bug (in power_insn.py)
[RESOLVED FIXED; assigned to ghostmansd]
1161:
EXTRA2/3 algorithm likely inconsistent with EXTRA2 tables causing PowerDecoder2 and insndb to disagree on scalar EXTRA2 register encoding for >=r32
[RESOLVED FIXED; assigned to programmerjake]
1060:
OPF RFC ls009 questions and feedback
[RESOLVED FIXED; assigned to lkcl]
1042:
OPF ISA External RFC ls009 - SVP64 svremap, svindex, svshape, svshape2
[RESOLVED FIXED; assigned to lkcl]
1059:
need to check that Parallel REMAP with Pack/Unpack works
[CONFIRMED; assigned to lkcl]
1075:
SVSTATE.SVme is LSB0 in the simulator and MSB0 in the spec
[CONFIRMED; assigned to lkcl]
1043:
ls009 research: DCT REMAP may have redundant modes
[RESOLVED FIXED; assigned to lkcl]
Bug 1096
does not block any bugs.
Max Depth: