| Max Depth: |
Bug 213 depends on 31 bugs:
view as bug list-
213:
SimpleV Standard writeup needed
[RESOLVED FIXED; assigned to addw]
-
529:
scheme for supporting 16/48-bit instructions on PowerPC LE with full backward compatibility
[CONFIRMED; assigned to lkcl]
-
534:
analysis of former variant of SVPrefix to fit onto OpenPOWER with little-to-no modification
[CONFIRMED; assigned to lkcl]
-
552:
single-predication has "splat" capability, needs review
[CONFIRMED; assigned to lkcl]
-
554:
pred-result may not be useful
[CONFIRMED; assigned to lkcl]
-
555:
encode a dotproduct in a single instruction
[CONFIRMED; assigned to oliva]
-
558:
gcc SV intrinsics concept
[CONFIRMED; assigned to oliva]
-
559:
analyse implications of automatic detection of changing VL loop direction
[CONFIRMED; assigned to lkcl]
-
561:
fail-first gather/scatter LD/ST means "strided"
[CONFIRMED; assigned to lkcl]
-
563:
128-bit instructions and SimpleV
[CONFIRMED; assigned to lkcl]
-
564:
add SV variant of fcvt to deal with elwidth differences in OpenPOWER FP scalar formats
[CONFIRMED; assigned to lkcl]
-
568:
missing setvl/setvli behavior textual description of behavior
[CONFIRMED; assigned to lkcl]
-
569:
svp64 register predicates vs BE arrays of bits
[CONFIRMED; assigned to lkcl]
-
572:
elwidth and indirection: two vectors, one width
[CONFIRMED; assigned to lkcl]
-
574:
SV saturation descriptions
[CONFIRMED; assigned to lkcl]
-
687:
SVP64 CR operations section needed
[CONFIRMED; assigned to lkcl]
-
697:
SVP64 Reduce Modes
[CONFIRMED; assigned to lkcl]
-
788:
deterministic schedule for convolution
[CONFIRMED; assigned to lkcl]
-
897:
de-spacer demo algorithm
[CONFIRMED; assigned to lkcl]
-
127:
Transcendentals needed (SIN/COS/ATAN2/EXP/LOG/POW etc.)
[RESOLVED FIXED; assigned to lkcl]
-
143:
REMAP CSR for Matrix Multiplies
[RESOLVED FIXED; assigned to lkcl]
-
527:
SV Predication needs to be defined
[RESOLVED FIXED; assigned to lkcl]
-
533:
design new CR instructions suitable for predication
[RESOLVED FIXED; assigned to programmerjake]
-
535:
setvl/setvli encoding & future reg file expansion
[RESOLVED FIXED; assigned to lkcl]
-
560:
big-endian little-endian SV regfile layout idea
[RESOLVED WONTFIX; assigned to programmerjake]
-
562:
make elwidth's encoding more intuitive
[RESOLVED FIXED; assigned to lkcl]
-
570:
svp64 vector loads: sub-dword selection before or after byte-reversal
[RESOLVED INVALID; assigned to lkcl]
-
664:
design SVP64 branch instructions (sv.bc)
[RESOLVED FIXED; assigned to lkcl]
-
699:
Draft Release v0.1 of SVP64
[RESOLVED FIXED; assigned to lkcl]
-
794:
UTF8 validation
[RESOLVED FIXED; assigned to programmerjake]
-
529:
scheme for supporting 16/48-bit instructions on PowerPC LE with full backward compatibility
[CONFIRMED; assigned to lkcl]
Bug 213 blocks 2 bugs:
view as bug list| Max Depth: |