| Max Depth: |
Bug 933 depends on 9 bugs:
view as bug list-
933:
prefix-code (like huffman code) decode/encode instructions
[IN_PROGRESS; assigned to programmerjake]
-
937:
instructions for bigint shift and prefix-code encode
[IN_PROGRESS; assigned to lkcl]
-
1237:
change knuth's algo-D divmod assembly to use new SVP64 features from bug #1183
[CONFIRMED; assigned to programmerjake]
-
1183:
add /mrr mode (reverse mode) to Data-Dependent Fail-First CR_ops and "single looping" to DDFFirst in general
[IN_PROGRESS; assigned to shriya.sharma]
-
1044:
SVP64 implementation of pow(x,y,z)
[RESOLVED FIXED; assigned to programmerjake]
-
1183:
add /mrr mode (reverse mode) to Data-Dependent Fail-First CR_ops and "single looping" to DDFFirst in general
[IN_PROGRESS; assigned to shriya.sharma]
(*)
-
1155:
O(n^2) multiplication REMAP mode(s)
[RESOLVED FIXED; assigned to programmerjake]
-
1161:
EXTRA2/3 algorithm likely inconsistent with EXTRA2 tables causing PowerDecoder2 and insndb to disagree on scalar EXTRA2 register encoding for >=r32
[RESOLVED FIXED; assigned to programmerjake]
-
1175:
implement mcrxrx in ISACaller
[RESOLVED FIXED; assigned to programmerjake]
-
1183:
add /mrr mode (reverse mode) to Data-Dependent Fail-First CR_ops and "single looping" to DDFFirst in general
[IN_PROGRESS; assigned to shriya.sharma]
-
1183:
add /mrr mode (reverse mode) to Data-Dependent Fail-First CR_ops and "single looping" to DDFFirst in general
[IN_PROGRESS; assigned to shriya.sharma]
-
1237:
change knuth's algo-D divmod assembly to use new SVP64 features from bug #1183
[CONFIRMED; assigned to programmerjake]
-
935:
ISACaller doesn't handle instructions that write to both RT and RS
[RESOLVED FIXED; assigned to lkcl]
-
937:
instructions for bigint shift and prefix-code encode
[IN_PROGRESS; assigned to lkcl]
Bug 933 blocks 5 bugs:
view as bug list-
933:
prefix-code (like huffman code) decode/encode instructions
[IN_PROGRESS; assigned to programmerjake]
| Max Depth: |